// (C) 2022 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.

module A_cse_ocs_dpa_aes10c_map_top
 ( 
   input  logic [7:0]  in,
   output logic [7:0]  out );

   localparam INVMAP_ROW7 = 8'b11001100;
   localparam INVMAP_ROW6 = 8'b01011010;
   localparam INVMAP_ROW5 = 8'b00101100;
   localparam INVMAP_ROW4 = 8'b10000110;
   localparam INVMAP_ROW3 = 8'b00001000;
   localparam INVMAP_ROW2 = 8'b00101000;
   localparam INVMAP_ROW1 = 8'b10010000;
   localparam INVMAP_ROW0 = 8'b00101111;

   A_cse_ocs_dpa_aes10c_map #(
            .MAP_ROW7(INVMAP_ROW7),
            .MAP_ROW6(INVMAP_ROW6),
            .MAP_ROW5(INVMAP_ROW5),
            .MAP_ROW4(INVMAP_ROW4),
            .MAP_ROW3(INVMAP_ROW3),
            .MAP_ROW2(INVMAP_ROW2),
            .MAP_ROW1(INVMAP_ROW1),
            .MAP_ROW0(INVMAP_ROW0))
       invmap ( .in(in), .out(out));

endmodule 

